|
Intel Queens Bay Platform |
 ÀÎÅÚ¢ç ¾ÆÅè¢â ÇÁ·Î¼¼¼ E6xx ½Ã¸®Áî(ÀÎÅÚ¢ç Ç÷§Æû ÄÁÆ®·Ñ·¯ Çãºê EG20T Æ÷ÇÔ)
Queens Bay (Tunnel Creek + Topcliff)
¢Ñ »ç¾ç
ÀÎÅÚ¢ç ¾ÆÅè¢â ÇÁ·Î¼¼¼ E6xx ½Ã¸®Áî´Â FSB(Front-side bus) ¹× DMI(Direct Media Interface)¿Í °°Àº µ¶Á¡ ÀÎÅÍÆäÀ̽º¸¦ »ç¿ëÇÏÁö ¾Ê°í ÇÁ·Î¼¼¼ ´ë Ĩ¼Â ÀÎÅÍÆäÀ̽ºÀÇ Ç¥ÁØÀÎ °ø°³Çü PCI-Express*·Î ¿Å°Ü°¨À¸·Î½á Ź¿ùÇÑ I/O À¯¿¬¼ºÀ» Á¦°øÇÕ´Ï´Ù. ÁýÀûµµ°¡ ³ôÀº ÇÁ·Î¼¼¼´Â 3D ±×·¡ÇȰú ºñµð¿À ÀÎÄÚµù/µðÄÚµù ±×¸®°í ¸Þ¸ð¸® ¹× µð½ºÇ÷¹ÀÌ ÄÁÆ®·Ñ·¯¸¦ ÇϳªÀÇ ÆÐŰÁö¿¡ ÅëÇÕÇϰí ÀÖ¾î Àç·áºñ¸¦ Àý°¨ÇÏ°í º¸µå Å©±â¸¦ ÁÙÀÌ´Â µ¥ µµ¿òÀÌ µË´Ï´Ù.
ÀÌ ¸±¸®½ºÀÇ ÇÁ·Î¼¼¼´Â »ê¾÷ ÀÚµ¿È, ¼Ò¸Å, °ÔÀÓ ¹× µðÁöÅÐ ½ÅÈ£¿Í °°Àº ´Ù¾çÇÑ ½ÃÀå ºÎ¹®¿¡¼ ÀÎÅÚ¢ç Ç÷§Æû ÄÁÆ®·Ñ·¯ Çãºê EG20T¿Í ÇÔ²² »ç¿ëÇϰųª Â÷·® ³» ÀÎÆ÷Å×ÀÎ¸ÕÆ® ½Ã½ºÅÛ, ¹Ìµð¾î Àüȱâ, Ä¿³ØÆ¼µå ¼ºñ½º °ÔÀÌÆ®¿þÀÌ µî ¸¹Àº ÀÓº£µðµå ºÐ¾ßÀÇ Æ¯Á¤ I/O ¿ä±¸ »çÇ׿¡ ¸Âµµ·Ï ´Ù¾çÇÑ Å¸»ç °ø±Þ¾÷ü(OKI Semiconductor Co. Ltd., Realtek Semiconductor Corp., STMicroelectronics Æ÷ÇÔ)ÀÇ I/O Çãºê¿Í ÇÔ²² »ç¿ëÇÒ ¼ö ÀÖ½À´Ï´Ù. ÃÖ¼ÒÇÑÀÇ I/O ÀÎÅÍÆäÀ̽º°¡ ¿ä±¸µÇ´Â ºÐ¾ßÀÇ °³¹ßÀÚµéÀº I/O Çãºê ´ë½Å PCIe-GbE ÄÁÆ®·Ñ·¯ ¶Ç´Â PCIe-SATA ÄÁÆ®·Ñ·¯ °°Àº ÀÌ»ê PCIe* ÀåÄ¡¸¦ »ç¿ëÇÒ ¼öµµ ÀÖ½À´Ï´Ù.
ÀÎÅÚ¢ç ¾ÆÅè¢â ÇÁ·Î¼¼¼ E6xx ½Ã¸®Áî´Â »ê¾÷ ¹× »ó¾÷ ¿Âµµ ¹üÀ§¿¡¼ »ç¿ëÇÒ ¼ö ÀÖ½À´Ï´Ù. ÀÎÅÚ¢ç ÇÁ·Î¼¼¼¿Í Ç÷§Æû ÄÁÆ®·Ñ·¯ Çãºê ¸ðµÎ ÀÓº£µðµå ¶óÀÌÇÁ»çÀÌŬ Áö¿øÀ» Á¦°øÇÏ¸ç ´Ù¾çÇÑ ¼ÒÇÁÆ®¿þ¾î ¿ä¼ÒÀÇ Áö¿øÀ» ¹Þ½À´Ï´Ù.
¢Ñ Ç÷§Æû ÇÏÀ̶óÀÌÆ®
•Open PCIe* ÀÎÅÍÄ¿³ØÆ®¸¦ »ç¿ëÇϸé ÀÎÅÚ ¶Ç´Â Ÿ»ç °ø±Þ¾÷üÀÇ I/O Çãºê¸¦ ¼±ÅÃÇÒ ¼ö ÀÖ½À´Ï´Ù.
•±×·¡ÇÈ ¹× ¸Þ¸ð¸® ÄÁÆ®·Ñ·¯¿Í ÇÙ½É ¿Àµð¿À, ºñµð¿À ÀÎÄÚµù/µðÄÚµù ±â´ÉÀ» ÇÁ·Î¼¼¼¿¡ ÅëÇÕÇÕ´Ï´Ù.
•Çâ»óµÈ ¼º´É°ú ¸ÖƼ ½º·¹µå ºÐ¾ß¸¦ Á¦°øÇϱâ À§ÇØ ÀÎÅÚ¢ç ÇÏÀÌÆÛ ½º·¹µù ±â¼ú©öÀ» Áö¿øÇÕ´Ï´Ù.
•¿©·¯ ȯ°æÀ» Çϵå¿þ¾î Ç÷§Æû¿¡ ÅëÇÕÇÔÀ¸·Î½á À¯¿¬¼ºÀ» ³ôÀÌ°í ½Ã½ºÅÛ È°¿ëµµ¸¦ ±Ø´ëÈÇϱâ À§ÇØ ÀÎÅÚ¢ç °¡»óÈ ±â¼ú©÷À» Áö¿øÇÕ´Ï´Ù.
•Â÷·® ³» ÀÎÆ÷Å×ÀÎ¸ÕÆ® ½Ã½ºÅÛ, »ê¾÷ Á¦¾î ¹× ÀÚµ¿È ºÐ¾ß¿Í °°Àº ºñ±¸¼Ó ¿ ȯ°æÀ» À§ÇÑ »ê¾÷ ¿Âµµ ¹üÀ§ ¿É¼Ç¿¡¼ »ç¿ëÀÌ °¡´ÉÇÕ´Ï´Ù.
ÀÓº£µðµå ÄÄÇ»ÆÃ¿ë ÀÎÅÚ¢ç ¾ÆÅè¢â ÇÁ·Î¼¼¼ E6xx ½Ã¸®ÁîÇÁ·Î¼¼¼ | Àü·Â(TDP) | ij½Ã, ÄÚ¾î GHz | ÀÎÅÚ Á¦Ç° ±â¼ú | ÀÎÅÚ¢ç ¾ÆÅè¢â ÇÁ·Î¼¼¼ E620 | 2.7 W | 512 KB, 0.6 GHz | ÀÎÅÚ¢ç ÇÏÀÌÆÛ ½º·¹µù ±â¼ú ¹× ÀÎÅÚ¢ç °¡»óÈ ±â¼ú | ÀÎÅÚ¢ç ¾ÆÅè¢â ÇÁ·Î¼¼¼ E620T | 2.7 W | 512 KB, 0.6 GHz | ÀÎÅÚ¢ç ÇÏÀÌÆÛ ½º·¹µù ±â¼ú ¹× ÀÎÅÚ¢ç °¡»óÈ ±â¼ú | ÀÎÅÚ¢ç ¾ÆÅè¢â ÇÁ·Î¼¼¼ E640 | 3.3 W | 512 KB, 1 GHz | ÀÎÅÚ¢ç ÇÏÀÌÆÛ ½º·¹µù ±â¼ú ¹× ÀÎÅÚ¢ç °¡»óÈ ±â¼ú | ÀÎÅÚ¢ç ¾ÆÅè¢â ÇÁ·Î¼¼¼ E640T | 3.3 W | 512 KB, 1 GHz | ÀÎÅÚ¢ç ÇÏÀÌÆÛ ½º·¹µù ±â¼ú ¹× ÀÎÅÚ¢ç °¡»óÈ ±â¼ú | ÀÎÅÚ¢ç ¾ÆÅè¢â ÇÁ·Î¼¼¼ E660 | 3.3 W | 512 KB, 1.3 GHz | ÀÎÅÚ¢ç ÇÏÀÌÆÛ ½º·¹µù ±â¼ú ¹× ÀÎÅÚ¢ç °¡»óÈ ±â¼ú | ÀÎÅÚ¢ç ¾ÆÅè¢â ÇÁ·Î¼¼¼ E660T | 3.3 W | 512 KB, 1.3 GHz | ÀÎÅÚ¢ç ÇÏÀÌÆÛ ½º·¹µù ±â¼ú ¹× ÀÎÅÚ¢ç °¡»óÈ ±â¼ú | ÀÎÅÚ¢ç ¾ÆÅè¢â ÇÁ·Î¼¼¼ E680 | 3.9 W | 512 KB, 1.6 GHz | ÀÎÅÚ¢ç ÇÏÀÌÆÛ ½º·¹µù ±â¼ú ¹× ÀÎÅÚ¢ç °¡»óÈ ±â¼ú | ÀÎÅÚ¢ç ¾ÆÅè¢â ÇÁ·Î¼¼¼ E680T | 3.9 W | 512 KB, 1.6 GHz | ÀÎÅÚ¢ç ÇÏÀÌÆÛ ½º·¹µù ±â¼ú ¹× ÀÎÅÚ¢ç °¡»óÈ ±â¼ú |
ÀÓº£µðµå ÄÄÇ»ÆÃ¿ë ÀÎÅÚ¢ç Ç÷§Æû ÄÁÆ®·Ñ·¯ Çãºê EG20T | Á¦Ç° À̸§ | Á¦Ç° ÄÚµå | Àü·Â | ÆÐŰÁö | ±â´É | ÀÓº£µðµå ÄÄÇ»ÆÃ¿ë ÀÎÅÚ¢ç Ç÷§Æû ÄÁÆ®·Ñ·¯ Çãºê EG20T | CS82TPCF | 1.55W | PBGA 23x23mm | SATA, USB, SD/SDIO/MMC, ±â°¡ºñÆ® ÀÌ´õ³Ý MAC, CAN, IEEE* 1588, SPI, I2C, UART ¹× GPIO¸¦ Æ÷ÇÔÇÑ ´Ù¾çÇÑ I/O¸¦ Áö¿øÇÕ´Ï´Ù |
¢Ñ Atom Processor E6xx Series Features
¡á Low-Power Intel¢çArchitecture Core
• 600 MHz (Ultra Low Power SKU), 1.0 GHz (Mainstream SKU) and 1.3 GHz (Premium SKU)
• Macro-operation execution support
• 2-wide instruction decode and in-order execution
• On die, 32KB 4-way L1 Instruction Cache and 24KB 6-way L1 Data Cache
• On die, 512KB, 8-way L2 cache
• L2 Dynamic Cache Sizing
• 32-bit physical address, 48-bit linear address size support
• Support for IA 32-bit architecture
• Supports Intel¢ç Virtualization Technology (Intel¢ç VT-x)
• Supports Intel¢ç Hyper-Threading Technology¥á — two threads
• Advanced power management features including Enhanced Intel SpeedStep¢ç Technology
• Intel¢ç Deep Power Down Technology (C6)
• Intel¢ç Streaming SIMD Extension 2 and 3 (Intel¢ç SSE2 and Intel¢ç SSE3) and Supplemental Streaming SIMD Extensions 3 (SSSE3) support
¡á System Memory Controller
• Single-channel DDR2 memory controller
• 32-bit data bus
• Supports DDR2 667 MT/s (Ultra Low Power and Mainstream SKU) and 800 MT/s (Premium SKU) data rates
• Supports 1 or 2 ranks
• Supports x8 or x16 DRAM chips
• One rank - two x16 or four x8 DRAM chips
• Two ranks - two x16 DRAM chips per rank, or four x8 DRAM chips per rank
• Supports up to 1GB of extended memory
• Supports total memory size of 128 MB, 256 MB, 512 MB, and 1 GB
• Supports 256 Mb, 512 Mb, 1 Gb and 2 Gb chip densities for the x8 DRAM
• Supports 512 Mb, 1 Gb and 2 Gb chip densities for the x16 DRAM
• Aggressive power management to reduce power consumption, including shallow self-refresh and a new deep self-refresh support
• Proactive page closing policies to close unused pages
• Supports partial writes through data mask pins
• Supports only soldered-down DRAM configurations. The memory controller does not support SODIMM or any type of DIMMs.
¡á Graphics
• Integrated 2D/3D graphic engine
• Supports Video Decode : MPEG2, MPEG4, VC1, WMV9, H.264 (main and high-profile level 4.0/4.1), and DivX*
• Supports Video Encode : MPEG4, H.263, H.264 (baseline@L3), and VGA/QGA
¡á Display Interfaces
• LVDS Interface : Maximum resolution up to 1280x768 @ 60Hz
• Serial DVO (SDVO) Display Interface : Maximum resolution up to 1280x1024 @ 85Hz
¡á PCI Express*
• 4 x1 lane PCI Express* (PCIe*) root ports
• 4 x1 PCIe* ports
¡á Low Pin Count (LPC) 1.1 Interface
¡á Intel¢ç High Definition Audio (Intel¢ç HD Audio) Controller
¡á System Management Bus (SMBus 2.0)
¡á 14 GPIOs
¡á Serial Peripheral Interface (SPI)
¡á Power Management
• Full support for the ACPI 3.0
• Suspend-to-RAM
• Suspend-to-Disk
• Hardware-based thermal management circuit
¡á Watchdog Timer (WDT)
¡á Real Time Clock (RTC)
¡á 676-Ball FCBGA package
• Dimensions of 22 mm x 22 mm
¢Ñ Topcliff PCH Overview
• Peripheral Component Interconnect (PCI)-Express*
— Fully compliant with all the required features of the PCI Express* 1.1
(2.5Gbps) specification. It is used to connect to the Tunnel Creek Processor.
— Supports one PCI Express port with x1 link width
— Supports ultra low transmit and receive latency and high accessible bandwidth
— Supports polarity inversion
— Max Transaction Layer Packet (TLP) payload size is 128 bytes
• Universal Serial Bus (USB) Host
— Supports 6 ports (2 USB 2.0 Hosts; 3 ports for each host)
— Conforms to Extended Host Controller Interface (EHCI) (1.0) and Open Host Controller Interface (OHCI) (1.0a)
— Provides USB port that supports high-speed (480 Mbps), full-speed (12 MBPS), and low-speed (1.5 MBps) operations
— Supports four types of data transfer: Control transfer, Bulk transfer, Interrupt transfer, and Isochronous transfer
— Direct Memory Controller (DMA) controller is built in the host controller
• Universal Serial Bus (USB) Device
— Supports 1 port (1 USB device controller with 1 port)
— Complies with USB 2.0 and USB 1.1 protocols
— Supports high-speed (480 MHz), and full-speed (12 MHz) operations
— Supports up to 4 IN and 4 OUT physical endpoints (EP0-3), which can be tied to different interfaces and configurations to achieve logical endpoints
• Gigabit Ethernet Media Access Controller (GbE MAC)
— Conforms to IEEE802.3
— Supports the Auto CRC adding function and the CRC check function
— Supports the Auto Padding function and the Padding remove function
— Supports the Collision detect function
— Supports the Burst transfer function in the half-duplex mode
— Supports the Auto Extension function in the half-duplex mode
— Provides Media Independent Interface (MII) interface (10/100 BASE) and Reduced Gigabit Media Independent Interface (RGMII) or Gigabit Media Independent Interface (GMII) interface (1000 BASE)
— Supports the Auto transmission stop function at pause packet reception
— Supports the Pause packet transmission function
— Supports the DMA function
• Serial Advanced Technology Attachment (SATA)
— Supports SATA 1.5 Gbps Generation 1 speed and 3 Gbps Generation 2 speed
— Supports 2 ports (2 ports with 1 AHCI SATA Controller)
— Compliant with Serial ATA Specification 2.6, and AHCI Revision 1.1 specifications
— Provides Internal DMA engine
• Secure Digital (SD) Host Controller
— Conforms to Secure Digital Host Controller (SDHC) speed class 6
— Supports 2 ports (2 SD Host Controllers; 1 port for each host)
— Supports the DMA function
— Supports Secure Digital Association (SDA) standard (Conforms to SD Host Controller Standard Specification ver. 1.0)
— Supports the following specifications:
— SD memory card: SD Memory Card Specifications Part 1 Physical Layer Specification ver. 2.0
— SDIO card: SDIO Card Specification ver. 1.10
— MMC: MMC System Specification ver. 4.1
— Supports the following transfer modes:
— SD memory card/SDIO card
— SD bus transfer mode (1-bit/4-bit/high-speed)
— MMC transfer mode (1-bit/4-bit/8-bit/high-speed)
— Supports the following SD option functions:
— Enable block stop, automatic clock stop, Auto_CMD12
— Supports the following SDIO option functions:
— Suspend, resume, wake-up, read wait
• IEEE-1588 (Clock Synchronization)
— Provides the hardware assist logic for achieving precision clock synchronization
— Conforms with the IEEE1588-2008 standard
— Supports IEEE1588 over Ethernet (Interface is MII, GMII or RGMII)
— Supports IEEE1588 over CAN
• Serial Peripheral Interface (SPI)
— Supports up to 5 Mbps
— Performs full-duplex data transfer
— Operates as master mode or slave mode
— Supports the Bus-master function (includes a shared DMA)
— Provides 16-stage FIFOs on the transmit side and the receive side
— Allows selection of 8-bit or 16-bit transfer size
— Allows interrupts to be set within a range of 1 to 16 according to the number of received bytes (words) and the number of not transmitted bytes (words)
— Allows selection of either LSB first or MSB first
— Allows selection of the polarity and phase of the serial clock
— Allows selection of synchronous clocks obtained by dividing the internal-clock
(50MHz=CLKL) by 2 and up to 2046 (1023 types)
— Allows control of the interval before and after transfer
— Indicates completion of transmission/reception and FIFO status with status bits
— Allows detection of a mode fault error to prevent multi-master bus contention
— Allows detection of a write overflow error that occurs when data is written further in the transmit FIFO full state
— Generates interrupts to handle various situations such as specific states of the transmit/receive FIFOs and mode fault errors
• Controller Area Network (CAN)
— Supports CAN Protocol version 2.0B Active
— No support for Bus-master function (Does not include a local DMA)
— Supports bit rate up to 1 Mbit/s
— Supports 32 message objects
— Each message object has its own identifier mask.
— Each message object has its own direction mask.
— Each message object has its own extended mask.
— Each message object has its own NewDat mask.
— Supports priority control by each message object
— Provides programmable FIFO mode (concatenation of message objects)
— Supports detection/identification of bit error, stuff error, CRC error, form error, or acknowledge error
— Supports Programmable loop-back mode for self-test operation
— Supports DAR (Disabled Automatic Retransmission) mode for time triggered CAN applications
• Inter – Integrated Circuit (I2C) bus controller
— Philips I2C bus specification ver 2.1 conformed controller
— Does not support for Bus-master function (Does not include a local DMA)
— Supports multi-master mode
— Supports the following Data transfer modes:
— Standard mode (100 kHz)
— Fast mode (400 kHz)
— Compatible with 7-bit/10-bit address
— Stops clocks to synchronize data between master and slave
— The I2C processing supports both transmitter and receiver functions (data width is 16 bits).
— The I2C transmitter supports master and slave devices. Also, the I2C receiver supports master and slave devices (selected by setting).
• Universal Asynchronous Receiver-Transmitter (UART) (8-wire interface)
— Supports 1 port
— Interoperable with 16550
— Supports for Bus-master function (includes a shared DMA)
— Provides Full-duplex buffer system
— Supports all status report functions
— Supports reduced interrupts to processor because of the use of 256-byte transmit and receive FIFOs
— Provides transmit, receive, and line-state data set interrupts and independent control of FIFO
— Modem control signals are configured with CTS (Clear To Send), RTS (Request To Send), DSR (Data Set Ready), DTR (Data Terminal Ready), RI (Ring Indicator), and DCD (Data Carrier Detect)
— Supports the following programmable serial interface characteristics:
— 5, 6, 7 or 8-bit per character
— Odd parity, even parity, and no-parity generation and verification
— 1, 1.5 or 2 stop bits
— Supports programmable baud rate generator (max baud rate: 4 Mbps)
• Universal Asynchronous Receiver Transmitter (UART) (2-wire interface)
— Supports 3 ports
— Interoperable with 16550
— Supports for Bus-master function (includes a shared DMA)
— Supports Full-duplex buffer system
— Provides all status report functions
— Supports reduced interrupts to MPU because of the use of 64-byte transmit and receive FIFOs
— Provides transmit, receive, and line-state data set interrupts and independent control of FIFO
— Supports the following programmable serial interface characteristics
— 5,6,7 or 8-bit per character
— Odd parity, even parity, and no-parity generation and verification
— 1 or 1.5 or 2 stop bits
— Supports programmable baud rate generator (max baud rate: 921.6 Kbps)
• GPIO
— 12–bit General purpose 12 GPIO ports.
— Input or output can be specified for each port.
— Interrupts can be used for all of the bits.
— Interrupt mask and interrupt mode (level/edge, positive logic/negative logic) can be set for all bits.
— GPIO0-7 correspond to WAKE-ON (GPIO8-11 does not correspond)
• JTAG
— Supports Boundary SCAN mode
— Supports Internal signal monitor mode
— Supports E-Fuse write mode
• Serial ROM I/F
— Supports access to the Option ROM of each function
— Loading of a parameter required for initialization of each function (GbE MAC and SATA AHCI initialization).
— SPI interface.
¢Ñ Product Brief: Intel¢ç Atom¢â Processor E6xx Series with Intel¢ç Platform Controller Hub EG20T for Embedded Computing
|
|
|
|
|